By Topic

Structural tests of slave clock gating in low-power flip-flop

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Baosheng Wang ; Advanced Micro Devices, Inc., 1 AMD Place, Sunnyvale CA 94085, USA ; Jayalakshmi Rajaraman ; Kanwaldeep Sobti ; Derrick Losli
more authors

A novel slave clock-gating technique in Naffziger, 2010 is designed to save power when the master and slave latches of a low-power flip-flop reach certain correlated states (e.g., both latches are at logic 0 or 1). Testing this clock-gating circuit is essential for power-sensitive applications, but is also very challenging. This is because power consumption increase is its only defective behavior, and it involves cell internal states, both of which are unfriendly to general automatic test-pattern generation (ATPG). This paper proposes an innovative method to test the slave clock-gating circuitry structurally with slight modification of the flop cell. The implementation on a two-latch version of a level-sensitive scan design (LSSD) flip-flop and its capability of extending to other types of flip-flop cells are presented.

Published in:

29th VLSI Test Symposium

Date of Conference:

1-5 May 2011