Scheduled System Maintenance:
On May 6th, system maintenance will take place from 8:00 AM - 12:00 PM ET (12:00 - 16:00 UTC). During this time, there may be intermittent impact on performance. We apologize for the inconvenience.
By Topic

Enhancing online error detection through area-efficient multi-site implications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
5 Author(s)
Alves, N. ; Sch. of Eng., Brown Univ., Providence, RI, USA ; Shi, Y. ; Dworak, J. ; Bahar, R.I.
more authors

We present a new method to identify multi-site implications that can significantly increase the fault coverage of error-detecting hardware without increasing the area overhead. This method intelligently divides the input space about the functions of internal circuit sites and finds new valuable implications that can share gates in checker logic.

Published in:

VLSI Test Symposium (VTS), 2011 IEEE 29th

Date of Conference:

1-5 May 2011