By Topic

A macro-layer level fully parallel layered LDPC decoder SOC for IEEE 802.15.3c application

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Zhixiang Chen ; Grad. Sch. of Inf., Production & Syst., Waseda Univ., Kitakyushu, Japan ; Xiao Peng ; Xiongxin Zhao ; Qian Xie
more authors

In this paper, we propose an ultra high-throughput LDPC decoder SOC to fulfill the requirement of IEEE 802.15.3c standard. By implementing a macro-layer fully parallel architecture, our proposed decoder takes only 4 clock cycles to finish one layered decoding iteration. Interconnection complexity problem introduced by high-parallel decoding is nicely solved by proposed reusable message permutation networks utilizing the features of code PCM. Critical path is shortened by applying frame-level pipeline decoding. A 65 nm CMOS chip is fabricated to verify the proposed architecture. Measured at 1.2 V, 400 MHz and 10 iterations the proposed decoder achieves a data throughput 6.72 Gb/s and consumes a power 537.6 mW with an energy efficiency 8.0 pJ/bit·iter.

Published in:

VLSI Design, Automation and Test (VLSI-DAT), 2011 International Symposium on

Date of Conference:

25-28 April 2011