By Topic

HW/SW co-design for multi-core system on ESL virtual platform

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
I-Yao Chuang ; Inf. & Commun. Res. Labs., Ind. Technol. Res. Inst., Hsinchu, Taiwan ; Tso-Yi Fan ; Chi-Hung Lin ; Chun-Nan Liu
more authors

Multi-core system and the associated software parallelization techniques have become one of the major trends of SoC design. A multi-core system with high hardware efficiency and software parallelism has the potential of achieving higher system performance and lower power consumption. This paper reveals how system performance prediction and analysis for multi-core system can be done at early design stage before having implemented the real chip by adopting ESL design methods and virtual platform techniques that has high timing accuracy and simulation speed. Based on the multi-core ESL virtual platform, we have performed one to eight DSP-cores system performance analysis and obtained the performance trend observation. Moreover, the software parallelization experiments to observe the performance improvement are explored.

Published in:

VLSI Design, Automation and Test (VLSI-DAT), 2011 International Symposium on

Date of Conference:

25-28 April 2011