By Topic

A 1-V 8-bit 100kS/s-to-4MS/s asynchronous SAR ADC with 46fJ/conv.-step

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Yen-Ju Chen ; Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan ; Jen-Huan Tsai ; Meng-Hung Shen ; Po-Chiun Huang

This paper presents a low-power speed-scalable 8bit Successive Approximation Register (SAR) ADC implemented in 0.18-μm CMOS. By designing a compact asynchronous controller and a charge-sharing DAC, the power consumption can be linearly scaled with the conversion speed. A maximum power dissipation of 28.4 μW and 0.019 mm2 total area make this ADC ideal for highly integrated wireless sensor nodes. The measured ENOB at Nyquist frequency at 4 MS/s is 7.3 bit, corresponding to a general FoM of 46 fJ/conv.-step. The embedded asynchronous controller allows the ADC to achieve the same energy efficiency over a wide conversion speed from 100 kS/s to 4 MS/s.

Published in:

VLSI Design, Automation and Test (VLSI-DAT), 2011 International Symposium on

Date of Conference:

25-28 April 2011