By Topic

Design of on-chip Transient Voltage Suppressor in a silicon-based transceiver IC to meet IEC system-level ESD specification

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Jiang, R.H.-C. ; Amazing Microelectron. Corp., Hsinchu, Taiwan ; Tang-Kuei Tseng ; Chi-Hao Chen ; Che-Hao Chuang

The on-chip Transient Voltage Suppressor (TVS) embedded in the silicon based transceiver IC has been proposed in this paper by using 0.8 μm Bipolar-CMOS-DMOS (BCD) process. The structure of the on-chip TVS is a high voltage Dual Silicon-Controlled-Rectifier (DSCR) with ±19V of high holding voltage (Vh) under the evaluation of 100 ns pulse width of the Transmission Line Pulsing (TLP) system. The holding current (Ih) of the on-chip TVS is so high that can pass ±200 mA latchup testing. Therefore, the on-chip TVS can be safely applied to protect the ±12 V of signal level for RS232. The RS232 transceiver IC with on-chip TVS has been evaluated to pass the IEC61000-4-2 contact ±12 kV stress without any hard damages and latchup issue. Moreover, the RS232 transceiver IC also has been verified to well protect the system over the IEC61000-4-2 contact ±20 kV stress (CLASS B) in the smart scanner and notebook application.

Published in:

IC Design & Technology (ICICDT), 2011 IEEE International Conference on

Date of Conference:

2-4 May 2011