By Topic

A Low-Power Low-Cost Design of Primary Synchronization Signal Detection

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chixiang Ma ; Beijing Embedded System Key Lab, Beijing University of Technology, Beijing, China ; Hao Cao ; Ping Lin

Synchronization is an important component of a practical communication system. Furthermore, network entry including synchronization is important. Since the detection of primary synchronization signal (PSS) is the first step of network entry in long term evolution (LTE) systems, thus it may be a critical path for practical systems. Therefore, tradeoff between performance and low power consumption and low cost of PSS detection needs to be made carefully. This paper presents a new synchronization method for low power and low cost design. The approach of a 1-bit analog-to-digital converter (ADC) with down-sampling is compared with that of a 10-bit ADC without down-sampling under multi-path fading conditions defined in LTE standard for user equipment (UE) performance test . The simulation results of PSS are obtained on several kinds of channels. The simulation results explicitly show that the performance of the method with down-sampling for 1-bit ADC does not degrade even if frequency offset exists. Based on the simulation results, different implementation architectures and their synthesis report and analysis are present. A low-power low-cost design with high performance to detect PSS is derived in this paper.

Published in:

IEEE Transactions on Very Large Scale Integration (VLSI) Systems  (Volume:20 ,  Issue: 7 )