By Topic

High speed acquisition and storage platform for SDR applications development

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Jorge Cogo ; Laboratorio de Electrónica Industrial, Control e Instrumentación (LEICI), Facultad de Ingeniería, Universidad Nacional de La Plata (UNLP), Argentina ; Javier G. García ; Pedro A. Roncagliolo ; Carlos H. Muravchik

In this work we present the design of an FPGA based platform for acquiring and storing signals for SDR applications. The system comprises an embedded RISC processor, an A/D converter, RAM memory chips and a DMA controller core. This last component was designed from scratch to meet the high data rate and bulk requirements. The software needed to control the system was also developed and a Graphical User Interface was written to allow a user to interact with the system from a host PC. The developed system was successfully used for offline processing the received signals of a GNSS RF front-end.

Published in:

Programmable Logic (SPL), 2011 VII Southern Conference on

Date of Conference:

13-15 April 2011