Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Residual Stress Analysis in Thin Device Wafer Using Piezoresistive Stress Sensor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

13 Author(s)
Kumar, A. ; Inst. of Microelectron., Agency for Sci., Technol. & Res. (A*STAR), Singapore, Singapore ; Xiaowu Zhang ; Qing Xin Zhang ; Ming Chinq Jong
more authors

In this paper, piezoresistive stress sensors have been used to analyze the residual stress in thin device wafers. For the analysis, device wafers having piezoresistive stress sensors were fabricated. The stress sensors were then calibrated to determine the piezoresistive coefficients. The analysis of residual stress in device wafers was carried out after thinning the device wafers to three different thicknesses ranging from 400 to 100 . The thinning process was performed with the help of commercial wafer back-grinding machine and the complete thinning process included rough grinding, then fine grinding, and finally chemical-mechanical polishing. It was found that wafer back-grinding of device wafers generates a large amount of compressive stress at the surface of the device wafers and the amount of stress increases exponentially with the decrease in wafer thickness. The stress was also measured after mounting the thin device wafers on dicing tape. It was found that the mounting on dicing tape generates tensile stress at the device wafer surface. These trends of stress in the thin device wafers were confirmed with the bending profile of the wafers. A detailed explanation for the development of stresses in the thin device wafer is provided in this paper.

Published in:

Components, Packaging and Manufacturing Technology, IEEE Transactions on  (Volume:1 ,  Issue: 6 )