By Topic

The analysis for system-on chip application on Full Authority Digital Engine Control system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Minling Zhu ; School of Jet Propulsion, Beihang University, Beijing 100191, China ; Xi Wang ; Min Xu

This paper aims at understanding and analyzing the effects of system-on chip technology on FADEC (Full Authority Digital Engine Control) system. Now FADEC system involves three problems besides basic performances: life-cycle cost reduction, weight reduction and flexibility of system realization. The life-cycle cost is stemmed mainly from avionics obsolescence, system maintenance, advancing performances and system structure. With respect to weight reduction, we take FADEC system structure and realization of every element into account. The flexibility idea comes from OSA (Open System Architecture) and modularization. In view of these three problems, we introduce system-on chip technology and present its advantages. On the other hand, we utilize FPGA (Field Programmable Gate Array), one of media of system-on chip technology realization, to show its challenges. Finally, we have a conclusion that system-on chip can undertake the tasks of FADEC system despite some challenges.

Published in:

Electric Information and Control Engineering (ICEICE), 2011 International Conference on

Date of Conference:

15-17 April 2011