By Topic

Research on low power design methodology of Register files based on FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Lie-wen Li ; School of Information Science and Engineering, Central South University, Changsha, China ; Wei-hua Gui ; Xiao-long Hu

Considering the growing power consumption problem of FPGA, which was caused by the greatly increasing of integration density and speed of FPGA. Different from traditional occupying routing resource, lookup table and flip-flop, this method is taken full advantage of FPGA memory resource and employed FPGA Memory block to implement functions of Register files without occupying routing Resource. The experimental simulation results show that the method has the advantages of low cost, saving routing resource, low power, and being easy to implement compared with the traditional ways.

Published in:

Electric Information and Control Engineering (ICEICE), 2011 International Conference on

Date of Conference:

15-17 April 2011