By Topic

Physical design of YAK SoC by using an efficient clock tree synthesis method

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Jing Pan ; VLSI & Syst. Lab., Beijing Univ. of Technol., Beijing, China ; Ligang Hou ; Da Chang ; Xiaohong Peng
more authors

With the rapid development of deep submicron (DSM) VLSI circuit design, many issues such as time closure and power consumption are making the physical design more and more challenging. This paper proposes a method aiding in low clock skew which is applicable to the clock tree synthesis (CTS) design flow. The method works by breaking up the original clock root into several pseudo clock sources at the gate level. The method has been used in the physical design of YAK SoC chip and achieves good results.

Published in:

Electric Information and Control Engineering (ICEICE), 2011 International Conference on

Date of Conference:

15-17 April 2011