A 40-GHz phase-locked loop front-end for 60-GHz transceivers in 65nm CMOS | IEEE Conference Publication | IEEE Xplore