By Topic

A 9T subthreshold SRAM bitcell with data-independent bitline leakage for improved bitline swing and variation tolerance

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Qi Li ; Nanyang Technological University, 50, Singapore 639798 ; Tony T. Kim

This paper describes a 9T SRAM bitcell with data-independent bitline leakage for improving bitline voltage swing and variation tolerance. The data-independent bitline leakage eliminates the bitline voltage swing dependency on column data and demonstrates better variation tolerance. Simulations show that the proposed SRAM bitcell enables 1024 cells to be attached in a bitline with the swing of 141mV at a 0.25V and 80°C condition. The proposed cell lowers the minimum operating voltage from 0.3V to 0.15V with 256cells/bitline. It has an area overhead of 5.5%.

Published in:

Circuits and Systems (APCCAS), 2010 IEEE Asia Pacific Conference on

Date of Conference:

6-9 Dec. 2010