By Topic

Power and jitter optimized VCO design using an on-chip supply noise monitoring circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Yutao Liu ; Inst. of Microelectron., Tsinghua Univ., Beijing, China ; Ni Xu ; Woogeun Rhee ; Ziqiang Wang
more authors

This paper describes a circuit design methodology to optimize both power and jitter performances of the inductorless voltage-controlled oscillators (VCOs) by utilizing an on-chip supply noise monitoring circuit. As the phase-locked loop (PLL) has a sensitive response to the noise frequency near the loop bandwidth, detecting low frequency tones up to the PLL bandwidth is considered for a supply noise monitoring circuit, which makes it possible to design a low cost semi-digital noise monitoring system. This work affirms the importance of optimizing the voltage swing amplitude of the inductorless VCO, which sets a fundamental trade-off between low power and low noise performances. Transistor level simulations are done to verify the effectiveness of the proposed method for the ring VCO and the relaxation VCO.

Published in:

Circuits and Systems (APCCAS), 2010 IEEE Asia Pacific Conference on

Date of Conference:

6-9 Dec. 2010