By Topic

Low power, variable resolution pipelined analog to Digital converter with sub flash architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Adimulam, M.K. ; Dept. of ECE, Birla Inst. of Technol. & Sci. - Pilani, Hyderabad, India ; Movva, K.K. ; Veeramachaneni, S. ; Muthukrishnan, N.M.
more authors

In this paper, a design for low power pipelined Analog to Digital converter with self configurable resolution is proposed. A novel sub flash architecture is employed to achieve variable resolution as well as to switch the unused stages to standby mode leading to the consumption of only leakage power. The ADC is capable of operating at 8-bit, 10-bit and 12-bit precision at a supply voltage of 1.2V; it consumes 25mW at 12-bit, 20mW at 10-bit and 15mW at 8-bit resolution. The sampling frequency ranges upto 150 Msps, and the ADC has a DNL <; ±0.25LSB, INL <; ±0.5LSB, SNR of 71.5dB and SNDR of 69.1dB for 12-bit operation. The performance of the ADC is verified in post layout simulations at 65nm technology node.

Published in:

Circuits and Systems (APCCAS), 2010 IEEE Asia Pacific Conference on

Date of Conference:

6-9 Dec. 2010