By Topic

Performance evaluation of OFDM de-modulator with various multiplier architectures for UWB system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Pui-wai Chan ; Dept. of Electron. Eng., Chinese Univ. of Hong Kong, Shatin, China ; Chiu-Sing Choy

In this paper the effects of multiplier architecture on the overall performance of the OFDM De-modulator for an UWB system are studied. The two commonly used VLSI multiplication algorithms, namely, the Baugh-Wooley algorithm and the Modified-Booth algorithm, are the candidates for this study. Partial product accumulation session can be found in both algorithms. There are two major classes of partial product accumulation architectures which are the tree architecture and the array architecture. Under a specific speed that can meet the requirement of an UWB system, silicon usage, power consumption, and SQNR of the various architectures are compared. All OFDM de-modulators in this study are implemented with 0.13um CMOS technology and the multiplier used in the de-modulator is 10bits × 10 bits. Simulation results show that the tree type Baugh-Wooley multiplier with an output word-length of 12 bits can achieve the best balance between silicon usage, power consumption and SQNR.

Published in:

Circuits and Systems (APCCAS), 2010 IEEE Asia Pacific Conference on

Date of Conference:

6-9 Dec. 2010