By Topic

An optimized bus arbitration scheme in multiprocessor SoC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Li Zhikui ; Zhejiang Ind. of Polytech. Coll., Shaoxing, China ; Yao Zhenger

A scheme to optimize bus arbitration for multiprocessor SoC is proposed. This Arbitration combines bus task priority adjustment with task property modification. At first, the allowed execution time window is extended with the guarantee of realtime requirement. Then priorities of original tasks are dynamically adjusted. With our approaches, the idle bus time can be fully utilized to execute the subtasks and thus the conflicts among bus tasks are reduced significantly. Experiments show that processor performance loss is reduced.

Published in:

Microwave Conference Proceedings (CJMW), 2011 China-Japan Joint

Date of Conference:

20-22 April 2011