By Topic

Design of 2Gb/s LVDS transmitter and 3Gb/s LVDS receiver for optical communication in 0.18μm CMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Hong Hui ; Inst. of Microelectron. CAD, Hangzhou Dianzi Univ., Hangzhou, China ; Lou Jia ; Sun Lingling ; Chen Keming

Design of a high performance CMOS LVDS transceiver in optical communication application is presented. The proposed LVDS transceiver is composed of a transmitter (TX) circuit and a receiver (RX) circuit. Due to the differential transmission technique and the low voltage swing, the receiver circuit has a stable hysteresis voltage and is with high speed operation, meanwhile the transmitter circuit provides a low voltage differential signal by using a closed-loop control circuit. The simulation results show that the LVDS transceiver working stably at 3.3V power supply with maximal transmission speed of 2Gb/s. The core chip size of the circuit is 150×150mm2, and the dynamic power consumption is only 23mW.

Published in:

Microwave Conference Proceedings (CJMW), 2011 China-Japan Joint

Date of Conference:

20-22 April 2011