By Topic

An efficient VLSI architecture for template matching based on moment preserving pattern matching

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
N. Ranganathan ; Center for Microelectron. Res., Univ. of South Florida, Tampa, FL, USA ; S. Venugopal

In this paper, we describe the design of an efficient VLSI architecture for image template matching. The hardware algorithm and architecture for template matching are based on a technique known as moment preserving pattern matching, which is proposed by Chon-Chen (1990). The architecture fully utilizes the principles of parallelism and pipelining in order to obtain high speed and throughput. The proposed VLSI system is much simpler, achieves higher speed, has a lower hardware complexity and utilizes lesser memory than other hardware architectures proposed for template matching in the literature

Published in:

Pattern Recognition, 1994. Vol. 3 - Conference C: Signal Processing, Proceedings of the 12th IAPR International Conference on

Date of Conference:

9-13 Oct 1994