By Topic

Erratum: Analytic Model for the Surface Potential and Drain Current in Negative Capacitance Field-Effect Transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jimenez, David ; Departament d''Enginyeria Electrònica, Escola d''Enginyeria, Universitat Autònoma de Barcelona, Barcelona, Spain ; Miranda, Enrique ; Godoy, A.

In the above titled paper (ibid., vol. 57, no. 10, pp. 2405-2409, Oct. 2010), there were typographical errors in Section III. The errors are corrected here.

Published in:

Electron Devices, IEEE Transactions on  (Volume:58 ,  Issue: 8 )