System Maintenance:
There may be intermittent impact on performance while updates are in progress. We apologize for the inconvenience.
By Topic

Linear Equalization and PVT-Independent DC Wander Compensation for AC-Coupled PCIe 3.0 Receiver Front End

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jingcheng Zhuang ; AMD, Fort Collins, CO, USA ; Doyle, B. ; Fang, E.

An alternating current (ac)-coupled high-speed receiver analog front end is capable of shifting the input direct current (dc) level without extra current consumption and signal degradation at high frequencies. However, the dc wander due to the high-pass characteristic of the ac-coupled front end may degrade the receiver performance because it equivalently modulates the sampling threshold voltage of the sampler. While this modulation may be negligible for highly dc-balanced input, it shows observable degradation in Peripheral Component Interconnect Express (PCIe) 3.0 receivers operating at 8 Gb/s. In addition, analog equalization is generally required for a PCIe 3.0 receiver front end. This paper presents techniques to add linear equalization and dc wander compensation into an ac-coupled receiver front end. The proposed linear equalization scheme attenuates the low-frequency energy and keeps the high-frequency energy. The proposed dc wander-compensation method is independent of process, voltage, and temperature; therefore, there is no need for calibration or compensation. The proposed schemes have very low power consumption and very good linearity because only passive and linear components are utilized in the main signal path. The proposed schemes were confirmed by simulation.

Published in:

Circuits and Systems II: Express Briefs, IEEE Transactions on  (Volume:58 ,  Issue: 5 )