Notification:
We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

Timing yield estimation of carbon nanotube-based digital circuits in the presence of nanotube density variation and metallic-nanotubes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ghavami, B. ; Amirkabir Univ. of Technol., Tehran, Iran ; Raji, M. ; Pedram, H.

Carbon Nanotube Field Effect Transistors (CNFETs) show great promise to become successor of silicon CMOS because of its excellent electrical properties. However, CNFET-based circuits will face great fabrication challenges that will translate into imperfection and variability and lead to significant yield reduction. In this paper, we address the timing yield problem of CNFET-based sequential digital circuits. We propose an analytical approach to parametric timing yield prediction of CNFET-based circuits. In our approach, a statistical method is used to get the timing yield based on the delay distributions of register-to-register paths in a circuit with respect to carbon nanotube density variation and metallic-nanotubes. The superiority of the proposed technique is studied and verified against Monte Carlo simulation.

Published in:

Quality Electronic Design (ISQED), 2011 12th International Symposium on

Date of Conference:

14-16 March 2011