By Topic

Soft error reduction through gate input dependent weighted sizing in combinational circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Sootkaneung, W. ; Dept. of Electr. & Comput. Eng., Univ. of Wisconsin-Madison, Madison, WI, USA ; Saluja, K.K.

As technology nodes are gradually shrinking, adding soft error tolerant features to logic circuits is becoming a challenging task that requires careful consideration. Careless use of sizing technique may even worsen immunity to soft errors for circuits with very small nodes. This paper investigates limitations of conventional sizing methods and introduces new techniques for mitigating soft errors in nanometer circuits. Our techniques employ two algorithms. The first algorithm is called soft error rate saturation consideration algorithm. This algorithm prevents a gate from being oversized and thus, it limits the soft error rate of the circuit. The second algorithm, called weighted area distribution algorithm, can fairly distribute area overhead to the most sensitive gates. In order to assess our work, we compare the yields from different upsizing scenarios and the experimental results show that the sizing based approach that includes both proposed algorithms provides the largest soft error rate reduction.

Published in:

Quality Electronic Design (ISQED), 2011 12th International Symposium on

Date of Conference:

14-16 March 2011