Cart (Loading....) | Create Account
Close category search window

Integrated scheduling, allocation and binding in High Level Synthesis using multi structure genetic algorithm based design space exploration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Sengupta, A. ; Electr. & Comput. Eng., Ryerson Univ., Toronto, ON, Canada ; Sedaghat, R.

This paper presents a novel multi structure genetic algorithm based design space exploration system which concurrently solves the problem of integrated scheduling, allocation and binding in High Level Synthesis based on the user specified power consumption and execution time constraints (not just latency constraint). The proposed novel cost function based on power consumption and execution time considers functional units, registers, multiplexers, demultiplexers and clock frequency oscillator during the exploration process. The presented approach incorporates a new seeding process for the two special parent chromosomes as well as employs a novel `load factor heuristic' which guarantees that the final solution found will always be optimal/near-optimal in terms of the user specified execution time and power constraints. The results of the final solution reflect the number of adders/subtractors, multipliers, clock frequency, multiplexers, demultiplexers and registers. Further, the final result also indicates the latency, execution time, power consumption and the optimal/near-optimal resource combination found. The proposed approach when verified for number of standard DSP benchmarks yielded superior results compared to a recent GA based heuristic approach.

Published in:

Quality Electronic Design (ISQED), 2011 12th International Symposium on

Date of Conference:

14-16 March 2011

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.