By Topic

An automated design methodology for yield aware analog circuit synthesis in submicron technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Deyati, S. ; Indian Inst. of Technol. Kharagpur, Kharagpur, India ; Mandal, P.

This paper presents a new fully automated design methodology for analog circuit synthesis in submicron technology. It requires circuit topology and desired circuit performance as input and it produces not only the sized netlist but also the layout of the sized components. Today's submicron technology accompanies appreciable process variation. In conventional equation based circuit sizing technique there is high chance that the optimized design point is at the boundary of the feasible design space. Due to process variation the design point may fall outside the feasible design space and some of the specifications are not meet after fabrication, resulting poor yield. Our intention is to formulate a computationally inexpensive design centering technique to circumvent this yield problem in design. Analog designs are sensitive to its layout. Though in simulation any device dimension is possible but while doing layout, designers need to bring the design conforming to technology grid point. For better matching and to reduce process variation designers do common centroid layout for some special transistor pairs (differential pair, mirroring transistor etc.). Those layout related issues are considered in design phase and we produce device dimension with which direct layout is possible. Layout components are generated automatically through pcell by cadence SKILL.

Published in:

Quality Electronic Design (ISQED), 2011 12th International Symposium on

Date of Conference:

14-16 March 2011