By Topic

VLSI design and implementation of the entropy decoder for multi-format video decoding algorithms

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Chaoran Xu ; Inst. of Microelectron., Tsinghua Univ., Beijing, China ; Liu, Leibo ; Shouyi Yin ; Hao Lei
more authors

The entropy decoder proposed in this paper was implemented in VLSI (65nm process). It supports video decoding algorithms for three most popular video standards, H.264, AVS and MPEG-2. The decoding modules of H.264, AVS and MPEG-2 have some shared components, which greatly reduces the cost of hardware resources. Verification results showed that when exploiting a 200MHz working frequency, the entropy decoder can achieve 1080p@30fps for H.264, AVS and MPEG-2. This paper mainly focuses on the following aspects: the entropy decoder architecture and H.264, AVS and MPEG-2 decoding modules implementation.

Published in:

Consumer Electronics, Communications and Networks (CECNet), 2011 International Conference on

Date of Conference:

16-18 April 2011