By Topic

Mapping deblocking algorithm of H.264 decoder onto a reconfigurable array architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Xiangqiu Yang ; Institute of Microelectronics of Tsinghua University, Research Center for Mobile Computing, Beijing, China ; Leibo Liu ; Shouyi Yin ; Min Zhu
more authors

This paper introduces several methods for mapping deblocking algorithm onto REconfigurable MUltimedia System (REMUS) processor, which consists of a general RISC processor and two Processing Element Arrays (PEAs). Although reconfigurable array architecture is efficient to computing-intensive tasks, which is difficult to implement control-intensive task, such as deblocking algorithm. In order to figure out this problem, RISC processor calculates several parameters and generate configuration information to determinate filter modes, PEAs accelerate regular computation due to parallelization and pipeline architecture. Compared to the deblocking execution on FloRA, XPP-III, deblocking algorithm on REMUS achieves the speedup of 79.2%, 34.74%, which compares to the implementation on FloRA and XPP-III architecture. Furthermore, those methods can be used for other algorithms to achieve acceleration, such as MC, IDCT.

Published in:

Consumer Electronics, Communications and Networks (CECNet), 2011 International Conference on

Date of Conference:

16-18 April 2011