By Topic

Depth localization of positive charge trapped in silicon oxynitride field effect transistors after positive and negative gate bias temperature stress

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
7 Author(s)
Toledano-Luque, M. ; Dpto. Física Aplicada III, Universidad Complutense, 28040-Madrid, Spain ; Kaczer, B. ; Roussel, P.J. ; Franco, J.
more authors

Your organization might have access to this article on the publisher's site. To check, click on this link: 

Positive charge trapped in the SiO(N) gate dielectric of deeply-scaled p-channel metal-oxide-semiconductor field-effect transistors is observed after both negative and positive gate bias temperature stress. Emission of elementary trapped charges is demonstrated and analyzed through the quantized threshold voltage transients observed after stress. The magnitude distribution of the threshold voltage steps is used to estimate the depth of the traps in the gate dielectric to be about 0.5 nm from the injecting silicon-dielectric interface in both cases.

Published in:

Applied Physics Letters  (Volume:98 ,  Issue: 18 )