By Topic

Efficient hardware implementation of power-line transfer functions using FPGA's for the purpose of channel emulation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Nico Weling ; Research devolo AG, Aachen, Germany

This paper presents in detail the efficient and accurate way of implementing power-line transfer functions into field programmable arrays (FPGA). First, some research is made concerning the characteristics of the PLC channels by analyzing different PLC channels of different sources. These channels will be implemented by using finite impulse response filters (FIR). An efficient way to improve the accuracy of the implementation is presented by combining FIR and infinite impulse response (IIR) filters. Different windowing functions are compared concerning their efficiency and accuracy. At the end of the paper a comparison of original versus emulated transfer functions are presented.

Published in:

Power Line Communications and Its Applications (ISPLC), 2011 IEEE International Symposium on

Date of Conference:

3-6 April 2011