By Topic

Partitioned bus-invert coding for power consumption optimization of data bus

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Junkai Sun ; Second Design Department, Beijing Microelectronics Technology Institute, China ; Anping Jiang

For VLSI design in deep submicron technology, the bus energy reduction becomes more and more important. In this paper, we modify the bus-invert coding method to maximize the power consumption reduction of data bus. Unlike the conventional scheme in which the whole bus lines are considered for bus-invert coding, our scheme partitions the bus lines into several sub-buses and each partitioned sub-bus is coded independently by bus-invert coding method. For an 8-bit data bus the bus-invert coding method can reduce at least 25% power consumption, while the traditional bus-invert method is 18.75 %.

Published in:

Computer Research and Development (ICCRD), 2011 3rd International Conference on  (Volume:2 )

Date of Conference:

11-13 March 2011