By Topic

Building efficient transactional memory support based on snoopy coherence

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Zhengbin Pang ; Sch. of Comput., Nat. Univ. of Defense Technol., Changsha, China ; Shaogang Wang ; Dan Wu ; Jun Zhang
more authors

Transactional memory (TM) is a new shared resource synchronization mechanism which was proposed to ease the difficulty of parallel programming. Currently, most hardware transactional memory systems leverages the extended directory based cache coherence protocol to resolve transaction conflicts; seldom research has been conducted to extend a snoopy coherence based chip multi-processor with TM support. Yet, many commercial multicore processor adopts the snoopy coherence protocol, which is easy to implement and highly efficient for moderate core number. This paper proposes a new hardware transactional memory system, called SnoopyTM, which is designed fully based on the snoopy coherence.

Published in:

Computer Research and Development (ICCRD), 2011 3rd International Conference on  (Volume:1 )

Date of Conference:

11-13 March 2011