By Topic

The structure design of ternary dynamic BiCMOS circuit and the design methodology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Xiaohui Hu ; Sch. of Inf. & Electr. Eng., Zhejiang Univ. City Coll., Hangzhou, China ; Xuanchang Zhou ; Guoqiang Hang

Much attention has been paid to dynamic circuits and multi-logic technology in current low power design. In this paper, a new structure and the design methodology of the ternary dynamic BiCMOS circuit has been proposed based on the structure of the ternary dynamic CMOS circuit. The circuits designed following this methodology have shown advantages not only in heavy integration density, low power, high speed and large load drive capability, but also in simple structure and low design complexity. PSpice simulation has proved that these circuits have correct logic function, high running speed and low power consumption.

Published in:

Computer Research and Development (ICCRD), 2011 3rd International Conference on  (Volume:4 )

Date of Conference:

11-13 March 2011