By Topic

A low noise and robust 3D system-in-package test scheme for highly integrated biomedical systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Chia-Yi Lin ; Dept. of Electron. Eng., Nat. Chiao Tung Univ., Hsinchu, Taiwan ; Wai-Chi Fang ; Hung-Ming Chen ; Zong-Han Hsieh
more authors

In this paper, a low noise and robust test scheme for 3D stacked integrated circuits based on modified standard IEEE 1149.4 has been proposed. Through the modified standard, this novel test scheme can be more robust to fulfill the microsystem integration requirements. This test scheme also makes the analog pins more observable and testable during and after the integration. The proposed test scheme is validated with preliminary results. This invention provides a useful test method to guide system designers to achieve a low noise and robust test scheme while designing system specifications.

Published in:

Life Science Systems and Applications Workshop (LiSSA), 2011 IEEE/NIH

Date of Conference:

7-8 April 2011