By Topic

CMOS Programmable Gain Distributed Amplifier With 0.5-dB Gain Steps

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hur, B ; Dept. of Electr. & Comput. Eng., Univ. of Florida, Gainesville, FL, USA ; Eisenstadt, W.R.

A new CMOS programmable gain distributed amplifier with 0.5-dB gain steps is fabricated in a 130-nm process. The circuit is designed to demonstrate broadband (>;1 decade) programmable gains with excellent matching and high isolation for use in RF integrated-circuit testing. The measured slope of S21 loss is approximately 3 dB/decade over frequencies from 0.8 to 9 GHz where input and output return losses are better than roughly 10 dB; the measured input 1-dB compression point and third-order intermodulation intercept point at 2.78 GHz for the maximum 2.5-dB gain is 1 and 12.5 dBm, respectively. The measured noise figure is below 9.5 dB at 9 GHz. The circuit consumes approximately 40 mW total from 3.1-V analog and 1.5-V digital supplies.

Published in:

Microwave Theory and Techniques, IEEE Transactions on  (Volume:59 ,  Issue: 6 )