By Topic

Presynthesis test generation using VHDL behavioral fault models

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Hayne, R.J. ; Dept. of Electr. & Comput. Eng., Citadel, Charleston, SC, USA

This paper discusses generation of test vectors for digital components from their VHDL behavioral models, prior to synthesis into specific gate level implementations. This allows test planning to proceed in parallel with the development process, rather than waiting until the design is complete. The test vectors are generated from behavioral fault models based on generalized functional faults that have been abstracted into the behavioral domain. The result is improved gate level fault coverage over previous behavioral fault models.

Published in:

Southeastcon, 2011 Proceedings of IEEE

Date of Conference:

17-20 March 2011