Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Physically Based Modeling of Stress-Induced Variation in Nanoscale Transistor Performance

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Nuo Xu ; Dept. of Electr. Eng. & Comput. Sci., Univ. of California-Berkeley, Berkeley, CA, USA ; Wang, L.T.-N. ; Neureuther, Andrew R. ; Tsu-Jae King Liu

Uniaxial stress is widely used in advanced CMOS technologies to boost transistor performance. Conventional compact transistor models rely on empirical fitting of the average channel stress value to predict mobility and, hence, transistor performance. This approach can lead to significant errors for deeply scaled technologies. In this paper, stress profiles are modeled in analytical form, using a physically based approach. The stress model is validated by 3-D TCAD simulations. A nanometer-scale transistor intrinsic delay formula based on injection velocity theory is then applied. The predicted variation in transistor performance compares well with the measured silicon data for a 45-nm strained CMOS technology.

Published in:

Device and Materials Reliability, IEEE Transactions on  (Volume:11 ,  Issue: 3 )