By Topic

Compensation Design for DC Blocking Multilayer Ceramic Capacitor in High-Speed Applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Qiang-Tao Lai ; Key Lab. of Design & Electromagn. Compatibility of High Speed Electron. Syst., Shanghai Jiao Tong Univ., Shanghai, China ; Jun-Fa Mao ; Mu-Shui Zhang

The shunt parasitic capacitance of a multilayer ceramic capacitor (MLCC) mounting structure seriously degrades the performance of the MLCC in high-speed applications. In this paper, we propose a new compensation design method with which the reference planes underneath the surface mount technology pads and MLCC are cleared to eliminate the excessive capacitance effect. An analytical model is derived to compute the optimal clear parameters using conformal mapping, and the result of the analytical model closely matches with that of Ansoft 2-D Extractor. It is convenient for the printed circuit board (PCB) designer to utilize this model to obtain the optimal compensation parameters without building the 2-D or 3-D models of the MLCC mounting structure. Simulation and measurement results show that the compensation design is effective in improving the signal integrity of dc blocking MLCCs mounted on high-speed PCBs.

Published in:

Components, Packaging and Manufacturing Technology, IEEE Transactions on  (Volume:1 ,  Issue: 5 )