By Topic

Design of High-Speed Sampling and Adaptive Filtering System

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Gao Jinding ; Central South Univ., Changsha, China ; Hou Yubao ; Su Long

Aiming at the high-speed matching controlling problems between adaptive filters implemented by FPGA and the high-speed AD converters, a high-speed sampling and adaptive filtering system was designed out using asynchronous FIFO. The dual channels AD converter AD9238-40 was used as input stage, two asynchronous FIFOs on-chip were used as high-speed buffer memory, and the sampling and adaptive filtering was controlled by FPGA. The high-speed matching controlling of the dual channels AD converter AD9238-40 and the adaptive filter were implemented. At last, the schematic diagram of the hardware system was also given out. The sampling and filtering controller and the asynchronous FIFOs was integrated on a chip, it could not only reduce interfere may caused by high frequency, but also the cost of the system.

Published in:

Intelligent Computation Technology and Automation (ICICTA), 2011 International Conference on  (Volume:2 )

Date of Conference:

28-29 March 2011