By Topic

Development of an optical link card for the upgrade phase II of TileCal experiment

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

11 Author(s)
F. Carrió ; Department of Electronic Engineering, University of Valencia, Burjassot, 46100, Spain ; V. Castillo ; A. Ferrer ; V. González
more authors

This work presents the design of an optical link card developed in the frame of the R&D activities for the phase 2 upgrade of the TileCal experiment as part of the evaluation of different technologies for the final choice in the next two years. The board is designed as a mezzanine which can work independently or plugged in the Optical Multiplexer Board of the TileCal backend electronics. It includes two SNAP 12 optical connectors able to transmit and receive up to 75 Gbps and one SFP optical connector for lower speeds and compatibility with existing hardware as the Read Out Driver. All processing is done in a Stratix II GX FPGA. Details are given on the hardware design including signal and power integrity analysis needed when working with such high data rates and also on firmware development to get the best performance of the FPGA signal transceivers and for the use of a soft core processor to act as controller of the system.

Published in:

Real Time Conference (RT), 2010 17th IEEE-NPSS

Date of Conference:

24-28 May 2010