By Topic

FPGA-based embedded signal processing for 3D ultrasound computer tomography

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
M. Birk ; Institute for Data Processing and Electronics at Karlsruhe Institute of Technology, Germany ; S. Koehler ; M. Balzer ; M. Huebner
more authors

We are developing a three-dimensional ultrasound computer tomography (3D USCT) system for early breast cancer diagnosis. The interaction of unfocused ultrasonic waves with the female breast is recorded as pressure variation over time from many different angles and afterwards computationally focused in 3D. For data acquisition (DAQ) a massively parallel, FPGA-based system has been developed. The measurement data is subsequently transferred to a PC for image reconstruction, which is very time consuming. A promising approach in reducing reconstruction time is mapping calculations to the FPGAs in the DAQ system to benefit from parallel processing in hardware. In this work, a set of signal processing steps, deployed for improvement of imaging contrast, was ported to the FPGAs. The suitability of FPGA-based processing was investigated for different chains of computation, i.e. time and frequency-domain processing, with focus on processing performance as well as resource utilization. In the best suited approach, processing time per data set and FPGA was slightly above 50μs, occupying less than 30% of device resources. Thus, the studied processing steps can be done in a pipelined fashion during data transfer, which only gives additional latency and hides processing time.

Published in:

Real Time Conference (RT), 2010 17th IEEE-NPSS

Date of Conference:

24-28 May 2010