By Topic

Design and test of FPGA-based direction-of-arrival algorithms for adaptive array antennas

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Brock J. LaMeres ; Electrical & Computer Engineering Department, Montana State University, Bozeman, 59717, USA ; Raymond J. Weber ; Yikun Huang ; Monther Abusultan
more authors

This paper presents the design and parametric testing of two FPGA-based, direction of arrival estimation algorithms (Bartlett and Minimum Variance Distortionless Response) for use in an adaptive array antenna system. The algorithms were implemented on a Xilinx Virtex-5 FPGA and tested using a test bed that emulates signals coming from an 8-channel, circular antenna head after being down converted to an intermediate frequency. The signals are digitized and fed to the FPGA using a custom A/D board. The algorithms were tested while sweeping the incident angle, power level, and single versus dual beams. This paper presents an overview of the digital implementation and the results of the parametric testing.

Published in:

Aerospace Conference, 2011 IEEE

Date of Conference:

5-12 March 2011