By Topic

A 62mV 0.13μm CMOS standard-cell-based design technique using schmitt-trigger logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Lotze, N. ; IMTEK, Univ. of Freiburg, Freiburg, Germany ; Manoli, Y.

In this paper, the authors demonstrate a standard cell-based circuit technique fully operational at supply voltages between 84 mV and 62 mV in standard 0.13 μm bulk CMOS depending on the area overhead invested. Supply voltage reduction is limited by the degradation of the on/off current-ratio of CMOS transistors with decreasing VDD, causing the leakage currents through the off transistors to be on the same order of magnitude as the drive currents. The result is an output level degradation of logic gates due to a voltage divider-like behavior, an effect emphasized by process variability. In this work, the output level degradation is mitigated by the use of Schmitt trigger structures, which exhibit an effective leakage quenching in the off-path of a gate and have been proposed for low-voltage RAM.

Published in:

Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International

Date of Conference:

20-24 Feb. 2011