Cart (Loading....) | Create Account
Close category search window
 

A 60GHz antenna-referenced frequency-locked loop in 0.13μm CMOS for wireless sensor networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Huang, K.-K. ; Univ. of Michigan, Ann Arbor, MI, USA ; Wentzloff, D.D.

Some applications of wireless sensor networks (WSN) require long-term deployments and vanishingly-small unit volumes to make them cost effective and unobtrusive. Energy and area-efficient circuits, as well as eliminating off chip components, are critical to meeting these objectives. A conventional WSN node can be fully integrated in CMOS except for the battery, crystal reference, and antenna. Typically, a PLL and a crystal reference are used for RF synchronization and to position the wireless signal in a desired band for FCC compliance. Crystals, however, require custom packaging that currently prohibits scaling to mm3 sizes. Moreover, an off-chip antenna increases the size of the node and raises the cost. In this paper, a fully integrated 60GHz frequency-locked loop (FLL) in 0.13μm CMOS is presented using an on-chip patch antenna as both the radiator and reference for frequency generation. The proposed technique efficiently integrates the antenna, eliminates the need for a crystal reference, is FCC compliant, and ensures the node transmits at the antenna's peak efficiency. The substrate beneath the antenna is shielded by an intermediate metal layer ground plane, freeing up space for active circuits and routing beneath the patch. By inte grating circuits in CMOS underneath the patch, and stacking the die on e.g. a thin-film battery, a fully integrated WSN node in mm3 scale is feasible.

Published in:

Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International

Date of Conference:

20-24 Feb. 2011

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.