By Topic

A 28nm high-density 6T SRAM with optimized peripheral-assist circuits for operation down to 0.6V

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Mahmut E. Sinangil ; Massachusetts Institute of Technology, Cambridge, MA ; Hugh Mair ; Anantha P. Chandrakasan

In this work, two cross-coupled PMOS (CC-PMOS) devices are placed between each local bit-line. Voltage differential that is created on local bit-lines during read and write operations are preserved by CC-PMOS structure. Simulated waveforms demonstrate a sample case where localBL discharges to OV before word-line boosting takes place causing functional failure. Addition of CC-PMOS devices fight bit-cell transistors and preserve the differential between local bit-lines. In layout, these devices are designed to fit into the bit-cell NWELL strip introducing less than 3% area overhead.

Published in:

2011 IEEE International Solid-State Circuits Conference

Date of Conference:

20-24 Feb. 2011