By Topic

A 32Gb MLC NAND flash memory with Vth margin-expanding schemes in 26nm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

16 Author(s)
Tae-yun Kim ; Hynix Semicond., Icheon, South Korea ; Sang-Don Lee ; Jin-su Park ; Ho-youb Cho
more authors

As the NAND flash memory market grows rapidly due to various applications, such as USB devices, MP3 players, SSDs, cellular phones, and cameras, there is a requirement for high-density and low-cost devices. Two different approaches to meet these requirements are increasing data per cell and area scaling. 3b/cell or 4b/cell NAND flash memories were introduced as an effective way to lower cost. However, these devices suffer from program performance degradation since tighter Vth distribution is required. On the other hand, area scaling is a candidate to achieve low cost while maintaining high program performance even though there are several hurdles to overcome, such as FG coupling and charge retention. As the cell size gets smaller, the Vth distribution widens and the erase-write cycling margin is decreased by the floating-gate coupling ratio.

Published in:

Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 IEEE International

Date of Conference:

20-24 Feb. 2011