By Topic

Development of solid-state fault isolation devices for future power electronics-based distribution systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Vodyakho, O. ; Center for Adv. Power Syst., Florida State Univ., Tallahassee, FL, USA ; Widener, C. ; Steurer, M. ; Neumayr, D.
more authors

This paper addresses the timely issues of modeling, and defining selection criteria for, a solid-state fault isolation device (FID) intended for use in power electronics-based distribution systems (PEDS). The paper subsequently derives the FID parameters in the PEDS envisioned under a new multi-university Engineering Research Center funded by the US National Science Foundation. When conventional circuit breakers are used in distribution systems, they have relatively long clearing times, causing feeder voltages to be reduced for a significant amount of time. Although acceptable in convention systems, this relatively long clearing time would cause significantly long, complete voltage collapses in a PEDS. Sensitive loads such as computers would fail even if the voltage returns within a few seconds. However, if a semiconductor circuit breaker were to be used instead of the conventional system, it would be able to switch fast enough to keep the time of voltage disturbances within acceptable limits. This paper discusses the management of the overvoltage resulting from very fast circuit breaker operation through the use of passive clamping devices and di/dt control during turn-off. The paper includes experimental results at medium voltage from a developed hardware prototype. In addition, a validated simulation model of a medium voltage FID was developed for future studies. Simulation results are presented.

Published in:

Applied Power Electronics Conference and Exposition (APEC), 2011 Twenty-Sixth Annual IEEE

Date of Conference:

6-11 March 2011