By Topic

Fault grading using Instruction-Execution graph

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Vinutha, K.R. ; Comput. Design & Test Lab., Indian Inst. of Sci., Bangalore, India ; Singh, V. ; Matrosova, A. ; Gaur, M.S.

Functional test sequences are used in testing to target faults that are not detected by structural test. However, evaluating the stuck-at fault coverage of the functional test sequence by the gate-level fault simulation can be very time consuming. To obtain a fast estimation of the fault coverage, we describe a metric to grade the test sequence using Instruction-Execution graph. The metric is based on the set of registers the circuit traverses under the test sequence. Using this information in combination with the observability and controllability of the register, the test sequence is graded. Experimental results on Parwan processor show the effectiveness of the metric in ranking the test sequence based on their fault coverage.

Published in:

Design & Test Symposium (EWDTS), 2010 East-West

Date of Conference:

17-20 Sept. 2010