By Topic

Heavy-Ion Induced Threshold Voltage Shifts in Sub 70-nm Charge-Trap Memory Cells

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Gerardin, S. ; DEI, Univ. di Padova, Padova, Italy ; Bagatin, M. ; Paccagnella, A. ; Visconti, A.
more authors

We investigate threshold voltage shifts induced by heavy ions in sub 70-nm charge-trap cells, based on TaN-Al2O3-SiN-SiO2-Si (TANOS) stack and compare the results with floating gate memories. Large shifts are observed, although to a smaller extent than in floating gate devices with similar feature size. Basic mechanisms leading to the heavy-ion induced charge loss/compensation in the storage layer are discussed, considering hole injection from the blocking and the tunnel oxide. The applicability of the transient conductive path and the transient carrier flux models developed for floating gate memories is evaluated as well.

Published in:

Nuclear Science, IEEE Transactions on  (Volume:58 ,  Issue: 3 )