By Topic

Effect of Oxidation-Induced Tensile Strain on Gate-All-Around Silicon-Nanowire-Based Single-Electron Transistor Fabricated Using Deep-UV Lithography

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

We report on the electrical characteristics of gate-all-around silicon nanowires (SiNWs) based single-electron transistors (SETs) operating at room temperature. The SiNWs, fabricated using CMOS compatible conventional KrF lithography, have a diameter of around 3 nm and different lengths ranging from 200 to 500 nm. Coulomb blockade oscillations are found to be dependent on the length of the SiNWs, more prominent for longer than shorter SiNWs. For the shortest device of 200 nm, no oscillation is seen and the ID - VG curve reverts to that of a typical MOSFET. The results are interpreted in terms of the effect of SiNW length on the oxidation-induced tensile strain, and consequently, the tunneling barrier height developed in the wires. The study reveals that the SiNW length is a crucial parameter in the design of SiNW-based SETs.

Published in:

Nanotechnology, IEEE Transactions on  (Volume:10 ,  Issue: 6 )